(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 11 December 2003 (11.12.2003)

PCT

(10) International Publication Number WO 03/103334 A1

- (51) International Patent Classification7: H04R 1/28 // 1/02
- (21) International Application Number: PCT/FI03/00423
- (22) International Filing Date: 28 May 2003 (28.05.2003)
- (25) Filing Language:

Finnish

(26) Publication Language:

English

(30) Priority Data: 20021069


4 June 2002 (04.06.2002) F

- (71) Applicant (for all designated States except US): ASPER-ATION OY [FI/FI]; PL 22, FIN-02151 Espoo (FI).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): PÄÄRNI, Hannu [FI/FI]; Korsipiha 2, FIN-24100 Salo (FI). KUTI-LAINEN, Terho [FI/FI]; Pekantie 2, FIN-90900 Kiiminki (FI). UUSIKARTANO, Matti [FI/FI]; Kapakkatie, FIN-02880 Veikkola (FI). PENTTINEN, Auvo [FI/FI]; Lauttasaarentie 24-26 A 15, FIN-00200 Helsinki (FI).
- (74) Agent: SEPPO LAINE OY; Itämerenkatu 3 B, FIN-00180 Helsinki (FI).

- (81) Designated States (national): AE, AG, AL, AM, AT (utility model), AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ (utility model), CZ, DE (utility model), DE, DK (utility model), DK, DM, DZ, EC, EE (utility model), EE, ES, FI (utility model), FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK (utility model), SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO utility model (GH), ARIPO patent (GH), ARIPO utility model (GM), ARIPO patent (GM), ARIPO utility model (KE), ARIPO patent (KE), ARIPO utility model (LS), ARIPO patent (LS), ARIPO utility model (MW), ARIPO patent (MW), ARIPO utility model (MZ), ARIPO patent (MZ), ARIPO utility model (SD), ARIPO patent (SD), ARIPO utility model (SL), ARIPO patent (SL), ARIPO utility model (SZ), ARIPO patent (SZ), ARIPO utility model (TZ), ARIPO patent (TZ), ARIPO utility model (UG), ARIPO patent (UG), ARIPO utility model (ZM), ARIPO patent (ZM), ARIPO utility model (ZW), ARIPO patent (ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: AN ACOUSTICALLY ACTIVE ELEMENT FORMED IN A MULTI-LAYER CIRCUIT-BOARD STRUCTURE, A METHOD FOR FORMING ACOUSTICALLY ACTIVE ELEMENT IN A MULTI-LAYER CIRCUIT-BOARD STRUCTURE, AND A MULTI-LAYER CIRCUIT-BOARD STRUCTURE




Adding charged foil, insulated from Cu-donut

(57) Abstract: This publication discloses an acoustically active element formed in a multi-layer circuit-board structure (20, 22, 24, 25), a method for manufacturing it, and a multi-layer circuit-board structure. The acoustically active element includes an internal chamber (21) and a membrane (18) or beam arranged in connection with the internal chamber (21), which acts as a vibrating element and is connected electrically to external circuits, in order to produce or measure an acoustic effect. According to the invention, the resonance chamber (21) is formed inside the multi-layer circuitboard structure (20, 22, 24, 25), in connection with the process of manufacturing the circuit board.

BEST AVAILABLE COPY







Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

10

20

25

30



The present invention relates to an acoustically active element formed in a multi-layer circuit-board structure, according to the preamble of Claim 1.

The invention also relates to a method for forming an acoustically active element in a multi-layer circuit-board structure, and to a multi-layer circuit-board structure.

Solutions of this kind are used are used in circuit-board technology, for forming acoustically active elements, such as loudspeakers, microphones, and sensors (acceleration, pressure, humidity, etc.).

According to the state of the art, the attachment of separate microphone components to a circuit board takes place as a separate operation.

A drawback of the state of the art is that a separate component requires a separate attachment operation. In addition, separate components take up quite a large amount of circuit-board space, which is a critical factor in complex circuit-board constructions. The most complex circuit-board constructions are used in applications such as mobile telephones and digital cameras.

The invention is intended to create a new type of acoustically active element for a multilayer circuit-board structure, with the aid of which the drawbacks of the state of the art described above can be eliminated.

The invention is based on forming at least the internal chamber of the acoustically active element as part of the circuit-board structure, with the aid of circuit-board processes.

More specifically, the acoustically active element, according to the invention, formed in a multi-layer circuit-board structure is characterized by what is stated in the characterizing portion of Claim 1.

The method according to the invention for forming an acoustically active element in a multi-layer circuit-board structure is, in turn, characterized by what is stated in the characterizing portion of Claim 5.

5

The multi-layer circuit-board structure according to the invention is, in turn, characterized by what is stated in the characterizing portion of Claim 9.

Considerable advantages are gained with the aid of the invention.

10

With the aid of the invention, the work stage required to attach an external component is eliminated. For example, in a mobile telephone application, both the microphone and the loudspeaker can, according to the invention, be formed in connection with the manufacture of the circuit board. At the same time, the circuitry required by the component is also formed. An integrated loudspeaker/microphone can also be made smaller than a separate component, thus saving space. If additional space can be gained on the circuit board, the overall reliability of the circuit-board manufacturing process will also improve, because manufacturing faults increase statistically in proportion to any increase in the packaging density.

20

25

30

15

In the following, the invention is examined with the aid of examples and with reference to the accompanying drawings.

Figures 1 - 15 show cross-sectional side views of the circuit-board manufacturing process according to the state of the art, for instance, as follows:

Figure 1: exposure of the inner layers and transfer of the pattern.

Figure 2: etching of unexposed part and removal of protection.

Figure 3: insulation and pressing together of the layers.

Figure 4: through-drilling of the inner layers.

Figure 5: plating of the through holes to make them conducting.

Figure 6: removal of unnecessary plating.

Figure 7: formation of the microvia layers, i.e. the outer layers.

5

15

20

25

30



Figure 9: through-drilling.

Figure 10: pre-etching to laser.

Figure 11: creation of microvias with the aid of the laser.

Figure 12: plating of the through holes to make them conducting.

Figure 13: formation of the conducting pattern.

Figure 14: protective surfacing for soldering.

Figure 15: end product, containing buried through holes.

Figure 16a - 16e show cross-sectional side views of the stages of the method for forming a first acoustically active element, according to the invention, in a multi-layer circuit-board structure.

Figures 17a - 17e show cross-sectional side views of the stages of the method for forming a second acoustically active element, according to the invention, in a multi-layer circuit-board structure.

The process according to Figure 1 starts with the processing of an inner layer. The substrate of the inner layers 1 and 2 is generally glass-fibre-reinforced epoxy resin 4 (fibre reinforced organic substrate, FR4), which makes the board hard and sturdy. It is plated with copper foil 2, for the conductors and patterning. The through holes are mainly made by mechanical drilling. First of all, the circuit diagram is exposed (photolithography, imaging) on a light-sensitive material, from which the pattern is transferred to the active surface (copper plating) of the board (or of the layer to be processed). The first to be processed are the conducting surfaces 3 of the innermost circuit board blanks 1 and 2, which are separated from each other with insulating material 4.

The exposure stage demands clean rooms and special clothing for the operators. During 'development' a protective surface is formed on top of the copper in the pattern areas, while in the other areas the excess copper is etched away. This leads to an end result according to Figure 2, in which the reference number 5 shows the areas, from which the conducting copper has been etched away.

10

15

20

25

30

Finally the protective material is washed off (stripped) from on top of the conductors. After this, only protective surface treatment remains to be carried out.

According to Figure 3, insulating material (prepreg-) 7 is placed between the various layers while conducting layers are made on their outer surfaces. The various layers are pressed together (pressing) in a stage demanding precise positioning.

According to Figure 4, the through holes are drilled, and, according to Figure 5, are plated to become conducting. According to Figure 6, the unnecessary conducting plating is removed, using the previously described photolithographic methods, the areas removed being shown in this case too with the reference number 5. The outer layers 9 (microvias) are formed according to Figures 7 and 8 and drill holes 10 running through the entire board are made according to Figure 9. The areas 11 of the outer layers are preetched for the laser, according to Figure 10. Microvias 12 are made in the areas 11 according to Figure 11 and the through holes are plated 13, according to Figure 12. According to Figure 13, conducting patterns are further formed on the outermost conducting membranes, using the photolithographic methods described previously. After this, protective surfacing 15 is formed for soldering, the final result obtained being a structure according to Figure 15, containing buried through holes. Finally, the board is finished and manufacturer's and code markings are made on it. Both optical and electrical testing takes place at the various stages of the process. As a totality, the end product can be divided into an outer layer, to which the external components are attached, and an inner layer, which implements the basic connections.

Generally there are about 20 - 40 process stages. The process demands expertise in chemistry and physics. In particular, it demands expertise in the theory of electricity and in physical chemistry.

The microvia layers 9 shown in Figures 7 - 9 are made as follows:

Depending on the application, the material substrates and processing processes of the outer layer and the inner layer may differ from each other.

In the latest devices (mobile telephones and new-generation base stations) a microvia layer 9 is the outer layer. This layer is used, because the increase in the number of component connections demands a reduction in the size of the through holes and conductors.

The microvias 12 (Figure 11) are made by burning with a laser. In general, a through hole is termed a microvia, if its diameter is < 100 microns, in which case mechanical drilling devices are insufficiently precise.

10

5

The vias 12 can be blind, in which case they terminate, for example, at layer L3. A buried via is a through hole that is not visible on the surface, but which runs, for example, between levels L2 and L3 (e.g., Figure 6).

The material of the microvia layer 9 is usually RCC (Resin Coated Copper). The conductive outer plating is thin copper foil.

New technologies will increase the microvia layers. The term HDI (High Density Interconnection) board refers to a circuit board with a line width/spacing of < 100 microns.

The process according to the invention for forming a loudspeaker, shown in Figures 16 and 17, basically follows the stages described above, all the materials being commercially available circuit-board materials.

25

20

The internal part 20 is normal FR4, described above, which is plated with copper. In the inner part, an interior chamber 21 is formed by normal circuit-board processes (routing or drilling) while the necessary conducting pattern is made on the surface 22, using lithography and etching.

30

The surface layers are formed as follows: on one side a socket 24 of FR4 and on the other a copper connecting layer 22, for example, insulated by aramid fibre 25.

Lithography and etching are used to make the necessary conducting pattern on the

connecting layer 22.

Aramid is an insulating fibre material using in the circuit-board industry, and is a normal commercially available material.

5

According to Figure 16b, the layers are laminated together, by using normal circuit-board manufacturing devices.

10

According to Figure 16c, an annular copper structure 16, which acts as a support structure for the acoustic membrane and if necessary as an intermediary for electrical contacts, is made in the multi-layer structure by image transfer, i.e. lithography. The process of growing the annular structure can be electrolytic or chemical (autocatalysis).

15

Inside the annular structure 16 microvias 17 are made to form acoustic channels, using normal circuit-board industry laser devices.

.

The acoustic membrane 18 is tensioned with the aid of the annular structure 18 and to the multi-layer structure by an adhesion substance.

20

25

According to Figure 16e, the membrane 18 can be equipped with a permanent charge, or alternatively metallized according to Figure 17e. In these alternative embodiments, the conductor pattern and the manner of routing the signals is different; in the former case (Figure 16e) the charge of the membrane acts as the bias while in the latter (Figure 17e) it is a separate voltage led under the membrane, in which case the signal is taken to the metallized membrane 18.

Claims:

- 1. An acoustically active element formed in a multi-layer circuit-board structure (20, 22, 24, 25), which includes
 - an internal chamber (21), and
 - a membrane (18) or beam arranged acoustically in connection with the internal chamber (21), which acts as a vibrating element and is connected electrically to external circuits, in order to produce or measure an acoustic effect,

characterized in that

- the internal chamber (21) is formed inside the multi-layer circuit-board construction (20, 22, 24, 25), in connection with the process of manufacturing the circuit board.
- 2. An acoustically active element according to Claim 1, <u>characterized</u> in that the membrane (18) acting as a vibrating element is stretched on top of an annular element (16) formed in the multi-layer circuit-board structure (20, 22, 24, 25).
- 3. An acoustically active element according to Claim 1 or 2, <u>characterized</u> in that the membrane (18) acting as a vibrating element is electrically charged.
- 4. An acoustically active element according to any of the above Claims, <u>characterized</u> in that the annular element (18) is formed from copper on the surface of the multi-layer circuit-board structure.
- 5. A method for forming an acoustically active element in a multi-layer circuit-board structure, in which method the multi-layer circuit-board structure is formed of alternating insulating (25, 24) and conducting layers (22), contacts being formed between the conducting layers (22), and conducting structures being imaged in the conducting layers,

٠,٠

characterized in that


- an acoustic internal chamber (21) is formed inside the multi-layer circuit-board structure (20, 22, 24, 25),
- the internal chamber is opened (17) if necessary to the surface of the circuit board, and
- a membrane (18) capable of vibrating is formed on top of the internal chamber (21) opened to the surface.
- 6. A method according to Claim 6, <u>characterized</u> in that the internal chamber (21) is opened using the microvia technique.
- 7. A method according to Claim 5 or 6, <u>characterized</u> in that an annular structure (16), on top of which the membrane (18) capable of vibrating is installed, is formed on the surface of the circuit board.
- 8. A method according to any of the above Claims, <u>characterized</u> in that the membrane (18) capable of vibrating is electrically charged.
- 9. A multi-layer circuit-board structure, which includes
 - alternating insulating (25, 24) and conducting layers (22),
 - contacts formed between the conducting layers (22), and
 - conducting structures forming patterns in the conducting layers,

characterized in that the multi-layer circuit-board structure includes


- a built-in acoustic internal chamber (21), and
- a membrane (18) capable of vibrating formed on top of the internal chamber (21).


- 10. A multi-layer circuit-board structure according to Claim 9, <u>characterized</u> in that the membrane (18) acting as a vibrating element is stretched on top of an annular element (16) formed in the multi-layer circuit-board structure (20, 22, 24, 25).
- 11. A multi-layer circuit-board structure according to Claim 9 or 10, <u>characterized</u> in that the membrane (18) capable of vibrating is electrically charged.
- 12. A multi-layer circuit-board according to any of the above Claims, <u>characterized</u> in that an annular element (18) is formed from copper on the surface of the multi-layer circuit-board structure.

Exposure of the inner layers and transfer of the pattern




Etching of unexposed part and removal of protection





Through-drilling of the inner layers








Fig. 4

̰

5/17




6/17




Removal of unnecessary plating

Formation of the microvia layers, i.e. the outer layers




8/17

Pressing together ..




9/17




10/17






Ģ


11/17



12/17




13/17



Formation of the conducting pattern


14/17





8-layer microvia plate containing buried through holes

15/17









ij,

INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

IPC7: H04R 1/28 // H04R 1/02
According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC7: H04R, G10K, H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-INTERNAL, WPI DATA

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	
P,A	US 6422991 B1 (JAEGER, E.M.), 23 July 2002 (23.07.02)	1-12	
			
A	US 6097828 A (SUZUKI, K. ET AL), 1 August 2000 (01.08.00)	1-12	
	*** ***		
A	US 6023518 A (KUWABARA, A. ET AL.), 8 February 2000 (08.02.00)	1-12	
	·		
A	EP 0755167 A2 (TAIYO YUDEN CO, LTD), 22 January 1997 (22.01.97)	1-12	
ļ			

X	Further documents are listed in the continuation of Box	C.	X See patent family annex.			
*	 Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance 		later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention			
"E"	filing date L' document which may throw doubts on priority claim(s) or which is		document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive			
"L"			step when the document is taken alone			
	cited to establish the publication date of another citation or other special reason (as specified)	"Y"				
"O"	document referring to an oral disclosure, use, exhibition or other means		considered to involve an inventive step when the document is combined with one or more other such documents, such combination			
"P"	document published prior to the international filing date but later than	مج	being obvious to a person skilled in the art			
<u> </u>	the priority date claimed		accumum mumber of the same parent faintry			
Date	Date of the actual completion of the international search		Date of mailing of the international search report			
		0 3 -09- 2003				
1 Sept 2003			0 00 2000			
Name and mailing address of the ISA/		Authorized officer				
Swedish Patent Office						
Box 5055, S-102 42 STOCKHOLM			Henrik Andersson /LR			
Facsimile No. +46 8 666 02 86			Telephone No. + 46 8 782 25 00			



C (Continu	nation). DOCUMENTS CONSIDERED TO BE RELEVANT				
Category*	Citation of document, with indication, where appropriate, of the rele	vant passages	Relevant to claim No		
A	US 4841493 A (MEISNER, A. ET AL), 20 June 198 (20.06.89)	9	1-12		
A	EP 497568 A2 (STAR MICRONICS CO, LTD), 5 August 1992 (05.08.92)		1-12		
	•				
•					
ì					
		•			
	·	·	·		



International application No.
PCT/P 3/00423

Patent document cited in search report			Publication date	P	atent family member(s)	Publication date
US	6422991	B1	23/07/02	AU EP JP US WO	1811899 A 1060638 A 2002509414 T 6093144 A 9931933 A	05/07/99 20/12/00 26/03/02 25/07/00 24/06/99
US	6097828	A	01/08/00	JP	9200895 A	31/07/97
US	6023518	A	08/02/00	JP JP	1236938 A 3373151 B 11313393 A	01/12/99 04/02/03 09/11/99
EP	0755167	A2	22/01/97	CA JP US	2179088 A 9046794 A 5784340 A	01/02/97 14/02/97 21/07/98
US	4841493	A	20/06/89	DE FR GB GB JP	3718018 A,C 2616028 A 2205159 A,B 8810704 D 63306799 A	08/12/88 02/12/88 30/11/88 00/00/00 14/12/88
EP	497568	A2	05/08/92	NONE		

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
OTHER.

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.